Regviz

Cypress Semiconductor /psoc63 /BLE /BLESS /EFUSE_CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EFUSE_CONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/BLE/BLESS/EFUSE_CONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EFUSE_MODE)EFUSE_MODE 0 (EFUSE_READ)EFUSE_READ 0 (EFUSE_WRITE)EFUSE_WRITE

Description

EFUSE mode configuration register

Fields

EFUSE_MODE

This register enables the efuse mode in m0s8bless_ver3
EFUSE_READ

This bit when set by firmware enables the read from EFUSE macro. It is cleared when the efuse read is completed
EFUSE_WRITE

This bit when set by firmware enables the write to EFUSE macro. It is cleared when the efuse write is completed

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data